The 8051 Microcontroller and Embedded Systems, Volume 1For courses teaching the 8051 Microcontoller. This book uses a step-by-step approach to teach the fundamentals of assembly language programming and interfacing of the 8051 microcontroller. It uses many examples to clarify concepts. Simple, concise examples are utilized to show what action each instruction performs, then a sample is provided to show its application. This text provides a comprehensive understanding of the internal organization of the 8051 registers and resources in a way that sheds the student's fear of assembly language. Whether students become designers of stand-alone systems or complex embedded systems, they will find this text a useful resource. |
From inside the book
Results 1-3 of 34
Page 210
There is a register called IE ( interrupt enable ) that is responsible for enabling ( unmasking ) and disabling ( masking ) the interrupts . Figure 11-2 shows the IE register . Note that IE is a bit - addressable register .
There is a register called IE ( interrupt enable ) that is responsible for enabling ( unmasking ) and disabling ( masking ) the interrupts . Figure 11-2 shows the IE register . Note that IE is a bit - addressable register .
Page 284
Sometimes the chip select is also referred to as chip enable ( CE ) . In connecting a memory chip to the CPU , note the following points . 1. The data bus of the CPU is connected directly to the data pins of the memory chip . 2.
Sometimes the chip select is also referred to as chip enable ( CE ) . In connecting a memory chip to the CPU , note the following points . 1. The data bus of the CPU is connected directly to the data pins of the memory chip . 2.
Page 384
As shown in Figure control C - 9 a tri - state buffer has a ( active high ) single input and single output and the enable control input . By activating the enable , data at the input is H H ( c ) transferred to the output .
As shown in Figure control C - 9 a tri - state buffer has a ( active high ) single input and single output and the enable control input . By activating the enable , data at the input is H H ( c ) transferred to the output .
What people are saying - Write a review
Reviews aren't verified, but Google checks for and removes fake content when it's identified
User Review - Flag as inappropriate
I have this book
Contents
CHAPTERS | 1 |
The 8051 Microcontrollers | 23 |
8051 ASSEMBLY LANGUAGE PROGRAMMING | 35 |
Copyright | |
18 other sections not shown
Other editions - View all
The 8051 Microcontroller and Embedded Systems: Using Assembly and C Mazidi Muhammad Ali No preview available - 2007 |
Common terms and phrases
ACALL accumulator activated addition addressing mode ASCII assembler assigned Assume BACK bank baud rate binary bit addresses byte called carry Chapter chip clear command communication connected contents convert counter cycle decimal delay devices direct discussed DJNZ DPTR enable Example execution external Figure Find flag frequency Function gates ground hardware indicate input instruction interfacing internal interrupt jump latch load logic loop machine memory microcontroller mode MOVX Note Notice on-chip operand operation output pointer port provides pulse RAM location receive referred result serial SETB Show shown signal SJMP Solution space stack steps stop subroutine Table timer transfer True or false Write a program XTAL
Bibliographic information
| Title | The 8051 Microcontroller and Embedded Systems, Volume 1 The 8051 Microcontroller and Embedded Systems, Muhammad Ali Mazidi |
| Authors | Muhammad Ali Mazidi, Janice Gillispie Mazidi |
| Edition | illustrated |
| Publisher | Prentice Hall, 2000 |
| Original from | the University of Michigan |
| Digitized | 5 Aug 2011 |
| ISBN | 0138610223, 9780138610227 |
| Length | 435 pages |
| Export Citation | BiBTeX EndNote RefMan |