Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogenous Platforms

Front Cover
The main intention of this book is to give an impression of the state of the art in energy-aware task-scheduling-related issues for very dynamic emb- ded real-time processing applications. The material is based on research at IMEC in this area in the period 1999–2006, with a very extensive state-- the-art overview. It can be viewed as a follow-up of the earlier “Modeling, veri?cation and exploration of task-level concurrency in real-time embedded systems” book [234] that was published in 1999 based on the task-level m- eling work at IMEC. In order to deal with the stringent timing requirements, the cost-sensitivity and the dynamic characteristics of our target domain, we have again adopted a target architecture style (i. e. , heterogeneous mul- processor) and a systematic methodology to make the exploration and op- mization of such systems feasible. But this time our focus is mainly on p- viding practical work ?ow out of the (abstract) general ?ow from previous book and also the relevant scheduling techniques for each step of this ?ow. Our approach is very heavily application-driven which is illustrated by several realistic demonstrators. Moreover, the book addresses only the steps above the traditional real-time operating systems (RTOS), which are mainly focused on correct solutions for dispatching tasks. Our methodology is nearly fully independent of the implementations in the RTOS so it is va- able for the realization on those existing embedded systems where legacy applications and underlying RTOS have been developed.
 

Contents

Introduction
1
Related Work
15
System Model and Work Flow 35
34
Basic DesignTime Scheduling
51
Scalable DesignTime Scheduling 109
108
Fast and Scalable Runtime Scheduling
135
Handling of Multidimensional Pareto Curves
151
RunTime Software Multithreading
163
Fast Sourcelevel Performance Estimation
177
Handling of TaskLevel Data Communication and Storage 195
194
Demonstration on Heterogeneous Multiprocessor SoCs
225
Conclusions and future research work
239
References 249
248
Copyright

Other editions - View all

Common terms and phrases

Popular passages

Page 259 - T. Pering, T. Burd, and R. Brodersen. The simulation and evaluation of dynamic voltage scaling algorithms.
Page 263 - M. Weiser, B. Welch, A. Demers, and S. Shenker. Scheduling for Reduced CPU Energy.
Page 263 - W. Ye, N. Vijaykrishnan, M. Kandemir, and MJ Irwin. The design and use of simplepower: a cycle-accurate energy estimation tool.
Page 256 - JP Lehoczky and S. Ramos-Thuel, "An Optimal Algorithm for Scheduling Soft-Aperiodic Tasks in Fixed-Priority Preemptive Systems", Proceedings of the IEEE Real -Time Systems Symposium, pp.
Page 256 - JP Lehoczky, L. Sha, and Y. Ding. The Rate Monotonic Scheduling Algorithm: Exact Characterization and Average Case Behavior.

About the author (2007)

Francky Catthoor is a leading researcher at IMEC and is very well established within the EDA community. He is IEEE Fellow and has edited and authored 6 books for Springer/Kluwer.

Bibliographic information